IST and FST Geometry Status

Gerrit J. van Nieuwenhuizen
Maxim Potekhin
TUP meeting
January 21st, 2005

IST Geometry Tree



2 chip (strips)

2 substrates

1 thermal plate

2 si sensors

The IST geometry



The IST ladders: Layer 0



The IST ladders: Layer 1



The IST ladders: Layer 2



The IST modules



Requested modules

IST sketches for fast simulation purposes only!



The IST sensors



The IST thermal plates



The IST hybrids



The IST chip (strips)



The IST cooling tubes

Missing!!!

FST Geometry Tree



The FST geometry



The FST disks



The FST modules



The requested modules



The FST sensors



The FST sensors (active+passive)





WRONG!!!

The FST thermal plates



The FST chip (strips)



The FST hybrids



HFT, IST and SSD